

# **TB-7K-325T-IMG FMC Connector Pin Assign**

Rev.1.01

## Revision History

Version	Date	Description	Publisher
Rev.1.00	2012/05/11	Preliminary version	Yoshioka
Rev.1.01	2012/05/29	Modified LPC1 and LPC2: non differential signal pin	Yoshioka

## Table of Contents

1. Related Documents and Accessories.....	3
2. Overview .....	3
3. Connected Signals .....	3
3.1. HPC1 .....	3
3.1.1. Connected Signals.....	3
3.1.2. Non deferential IO.....	3
3.2. HPC2 .....	4
3.2.1. Connected Signals.....	4
3.3. LPC1 .....	4
3.3.1. Connected Signals.....	4
3.3.2. Non deferential IO.....	4
3.4. LPC2.....	5
3.4.1. Connected Signals.....	5
3.4.2. Non deferential IO.....	5

## List of Figures

Figure 3-1 Non differential IO (HPC1).....	3
Figure 3-2 Non deferential IO (LPC1).....	4
Figure 3-3 Non differential IO (LPC2) .....	5

## 1. Related Documents and Accessories

### Related documents:

Please refer to following documentations of TB-7K-325-IMG.

- Hardware User Manual
- Schematic
- Reference design and related documentations

Latest documentation is available at TED Support Web.

## 2. Overview

This document describes the pin-assign of FPGA Mezzanine Card(FMC) connectors on TB-7K-325T-IMG FPGA evaluation board. FMC is ANSI/VITA57 Standard.

TB-7K-325T-IMG has two High-Pin Count(HPC) connectors and two Low-Pin Count(LPC) connectors.

**All pin of each FMC connectors are not connected to FPGA.** Please see related documentations and confirm that signals connections before using.

## 3. Connected Signals

### 3.1. HPC1

#### 3.1.1. Connected Signals

GBTCLK0\_M2C\_P/N : Connected to FPGA directly.

GBTCLK1\_M2C\_P/N : Via clock selector chip.

DP\_M2C\_P/N[7:0], DP\_C2M\_P/N[7:0]

CLK0\_M2C\_P/N, CLK1\_M2C\_P/N, CLK2\_M2C\_P/N, CLK3\_M2C\_P/N

LA\_P/N[33:0]

HA\_P/N[00], HA\_P/N[01], HA\_P/N[02], HA\_P/N[04], HA\_P/N[05], HA\_P/N[06], HA\_P/N[08],  
HA\_P/N[09], HA\_P/N[10], HA\_P/N[12], HA\_P/N[13], HA\_P/N[17]

HB\_P/N[00], HB\_P/N[02], HB\_P/N[03], HB\_P/N[04], HB\_P/N[05], HB\_P/N[06], HB\_P/N[08],  
HB\_P/N[09], HB\_P/N[10], HB\_P/N[12], HB\_P/N[13], HB\_P/N[14]

#### 3.1.2. Non deferential IO

HA\_P/N[05], HA\_P/N[13], HB\_P/N[04], HB\_P/N[05]




Figure 3-1 Non differential IO (HPC1)

### 3.2. HPC2

#### 3.2.1. Connected Signals

GBTCLK0\_M2C\_P/N : Connected to FPGA directly.

GBTCLK1\_M2C\_P/N : Via clock selector chip.

DP\_M2C\_P/N[7:0], DP\_C2M\_P/N[7:0]

CLK0\_M2C\_P/N, CLK1\_M2C\_P/N

LA\_P/N[33:0]

### 3.3. LPC1

This section describes LPC connection.

#### 3.3.1. Connected Signals

CLK0\_M2C\_P/N, CLK1\_M2C\_P/N

LA\_P/N[33:0]

#### 3.3.2. Non deferential IO

LA\_P/N[12], LA\_P/N[22]




Figure 3-2 Non differential IO (LPC1)

### 3.4. LPC2

This section describes LPC connection.

#### 3.4.1. Connected Signals

CLK0\_M2C\_P/N, CLK1\_M2C\_P/N

LA\_P/N[33:0]

#### 3.4.2. Non deferential IO

LA\_P/N[25], LA\_P/N[29]




Figure 3-3 Non differential IO (LPC2)



#### TOKYO ELECTRON DEVICE

PLD Solution Dept. PLD Division  
 URL: <http://solutions.inrevium.com/>  
 E-mail: psd-support@teldevice.co.jp

HEAD Quarter: Yokohama East Square, 1-4 Kinko-cho, Kanagawa-ku, Yokohama City,  
 Kanagawa, Japan 221-0056  
 TEL: +81-45-443-4016 FAX: +81-45-443-4058