Side channel attack evaluation Board SASEBO-GII
Part Number: TD-BD-SASEBOG2-31 / TD-BD-SASEBOG2-32
Evaluation board For side-channel attack
The board has Virtex-5 and Spaltan-3A FPGA devices, where a USB interface can be used for power supply and FPGA configuration.
- FPGA
- LX30 Version : Virtex-5(XC5VLX30-1FFG324C) / Spartan-3A(XC3S400A-4FT256C)
- LX50 Version : Virtex-5(XC5VLX50-1FFG324C) / Spartan-3A(XC3S400A-4FT256C)
- Clock
- OSC(24MHz) (ECS-2033-240-BN) for Spartan-3A
- SMA connector for external CLK supply (Each FPGA)
- Memory
- SRAM 2MB(IS61LP6432A-133TQ-ND)
- Width of bus between FPGA
- 38 bit general-purpose bus connection
- Enhancing connector
- For Virtex-5 : 34pin/2.54mm pitch pin header (In this, User IO 26pin)
- For Spartan-3A : 34pin/2.54mm pitch pin header (In this, User IO 26pin)
- Board size
- 140mm x 120mm x 1.6mm (Board thickness)
- The glass epoxy material
- Six-layered structure
- Power supply
- DC5.0V(External feeding power terminal or USB Power)
* Virtex-5 Vcint(1.0V) can be feeded with external power.
- Main outside I/F
- USB2.0(Connector TypeB)
- SMA connector(for CLK x2, for current measurement x4)
- FPGA configuration
- JTAG is used, bit file can be written to SPI or directly to FPGA, for Virtex-5 configuration can be possible using USB.
- Other
<Export Requirements>
Tokyo Electron Device Limited, software programs, technical data and products may not be exported or re-exported, either directly or indirectly, to the U.S. embargoed destinations or entities of Cuba, Iran, Iraq, Libya, North Korea, Serbia/Montenegro, Sudan, Syria and the UNITA faction in Angola, or to individuals on the Entity List, Denied Persons List and the Specially Designated Nationals List without prior written authorization from the U.S. Department of Commerce, Bureau of Export Administration.